norden.social is one of the many independent Mastodon servers you can use to participate in the fediverse.
Moin! Dies ist die Mastodon-Instanz für Nordlichter, Schnacker und alles dazwischen. Folge dem Leuchtturm.

Administered by:

Server stats:

3.5K
active users

#riscv

16 posts13 participants0 posts today

Never underestimate the impact of open source on long-term development in innovation in hardware and software.

I remember discussions claiming that RISC-V would never compete with other processors, and so on. It reminds me of the discussions in the late nineties where people said Linux was nice but would never compete with SunOS, AIX, or HP/UX.

People should focus on RISC-V, not just ARM or other proprietary architecture.

Looking at recent changes and RISC-V evolutions:

🔗 A RISC-V 32-bit microprocessor based on two-dimensional semiconductors -archive.org/details/s41586-025

🔗 2D 32-bit RISC-V processor electronicsweekly.com/news/bus

The original open source design is based on 🔗 github.com/olofk/serv SERV - The SErial RISC-V CPU made by Olof Kindgren

When Prof. Krste Asanović and graduate student Yunsup Lee started the open-source project 10 years ago, I suppose they didn’t expect such an impact today. And it seems to be just the beginning.

Internet Archives41586-025-08759-9 : Free Download, Borrow, and Streaming : Internet ArchiveA RISC-V 32-bit microprocessor based on two-dimensional semiconductors

Now it is done: At #OpenPrinting we have now full #RISCV support by our 6 Snaps in the Snap Store:

snapcraft.io/publisher/openpri

- CUPS: Full printing stack
- ipp-usb: IPP-over-USB daemon for driverless USB printing
- 4 Printer Applications: All printer drivers which typically come with Linux distros, ~10000 legacy printers supported

These Snaps can be used on the the #DeepComputing Risc-V board for @frameworkcomputer laptops, also with #Ubuntu Core and #UbuntuCoreDesktop.

Continued thread

#retailTherapy Adding to the list this week: A little dual core #RISCV microcontroller board - Espressif ESP32-C6 (*) with a small 1.47" LCD screen on the back.
Again, still to find a user for it ... Maybe something like reminding which bin to put out for collection each week?
(*) - espressif.com/en/products/socs 150MHz and 20MHz 32-bit cores
User guide: spotpear.com/wiki/ESP32-C6-1.4

This week's donation went to a developer named Justin Hammond also known as "Fishwaldo". He contributes to development of OpenZWave, the PineTab-V, and the Star64 among others.

His code can be found at Github:

github.com/Fishwaldo

He has a presence on Mastodon:

fosstodon.org/@ Fishwaldo

If you want to help him financially he accepts donations through Github Sponsors.

Fishwaldo has 98 repositories available. Follow their code on GitHub.
GitHubFishwaldo - OverviewFishwaldo has 98 repositories available. Follow their code on GitHub.
Continued thread

@frameworkcomputer @zygoon

For everyone who wants to build #Snap packages on the #DeepComputing #RISCV board for #Framework laptops:

You need to install DeepComputing's #Ubuntu 24.04 image, but its kernel does not support bridge networking, needed by the LXD which #snapcraft uses, so snapping does not work.

A fixed kernel is already available:

launchpad.net/~deepcomputing-c

Just install all *.deb files and reboot.

Thanks, Heinrich Schuchardt (xypron), RISC-V expert at #Canonical!

@frameworkcomputer @zygoon

The #OpenPrinting #CUPS #Snap is now available for #RISCV in the Snap Store!

To build it it just needed to add #riscv64 as supported architecture in the snapcraft.yaml file.

I has taken 2:30 hours (!) to build on my #DeepComputing / #Framework RISC-V board, and the build servers of the Snap Store need the same time to build it.

Thanks to Heinrich Schuchardt (xypron), RISC-V expert at #Canonical, for providing me a kernel which does bridge networking.

Trying to install some python on my RiscV Ubuntu box and I keep running into different low level dependencies as there are no pre-compiled wheel packages.

If I had

1. FTTP
2. A spare Star Five board

I would volunteer some build resource.

#python#pip#riscv

Китайцы разработали 32-bit RISC-V процессор с полупроводником толщиной в пару атомов. Что за чип?

На днях в сети появилась интересная новость: китайские ученые создали 32-битный процессор RV32-WUJI на основе полупроводника толщиной в несколько атомов. Этот чип на архитектуре RISC-V — пока только демонстрация того, как новые полупроводники могут работать в электронике. Возможно, разработка будет активно использоваться в отрасли «Интернета вещей» и некоторых других. О новом изобретении и его значении для науки сегодня и поговорим.

habr.com/ru/companies/ru_mts/a

ХабрКитайцы разработали 32-bit RISC-V процессор с полупроводником толщиной в пару атомов. Что за чип?На днях в сети появилась интересная новость: китайские ученые создали 32-битный процессор RV32-WUJI на основе полупроводника толщиной в несколько атомов. Этот чип на архитектуре RISC-V — пока только...
Continued thread

The #riscv CPU loops over the chessboard, generating the instructions to draw each square, then starts the 2D graphics engine. The CPU can prepare drawings then continue with other things while the graphics engine renders. Here running in Verilator/SDL simulation. #FPGA

I've been interviewed byt RISE (#riscv ecosystem project by the Linux Foundation) because people like what I do or something:

riseproject.dev/2025/04/08/dev

I used the opportunity to talk about Free Software vs Open Source.
I think that was the best place to mention why I prefer to use Free Software rather than Open Source.

They accepted that I changed the questions. 🤓

I'm starting to believe I'm a GNU Hacker really.

riseproject.devDeveloper Spotlight | Meet Ekaitz Zarraga – Rise: RISC-V Software Ecosystem